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Multifunctional Logic Gate Controlled by Temperature
This circuit performs different logic functions at different temperatures.
NASA’s Jet Propulsion Laboratory, Pasadena, California
The figure is a schematic diagram of a
complementary metal oxide/semiconduc-
tor (CMOS) electronic circuit that has
been designed to function as a NAND gate
at a temperature between 0 and 80 °C and
as a NOR gate at temperatures from 120 to
200 °C. In the intermediate temperature
range of 80 to 120 °C, this circuit is ex-
pected to perform a function intermedi-
ate between NAND and NOR with de-
graded noise margin. The process of
designing the circuit and the planned fab-
rication and testing of the circuit are parts
of demonstration of polymorphic elec-
tronics — a technological discipline that
emphasizes designing the same circuit to
perform different analog and/or digital
functions under different conditions. In
this case, the different conditions are dif-
ferent temperatures.
A more extensive discussion of polymor-
phic electronics was presented in “Poly-
morphic Electronic Circuits” (NPO-
21213), NASA Tech Briefs, Vol. 28, No. 4
(April 2004), page 38. To recapitulate: The
traditional approach to design is aban-
doned in favor of an evolutionary ap-
proach to impart the desired multiple
functionality to a circuit. In the evolution-
ary approach, one designs, constructs, and
tests a sequence of populations of circuits
that function as incrementally better solu-
tions of a given design problem through
the selective, repetitive connection and/or
disconnection of capacitors, transistors,
amplifiers, inverters, and/or other circuit
building blocks. The evolution is guided by
a search-and-optimization algorithm (in
particular, a genetic algorithm) that oper-
ates in the space of possible circuits to find
a circuit that exhibits an acceptably close
approximation of the desired functionality.
In the evolutionary approach, a circuit
design can be tested by computational sim-
ulation, tested in real hardware, or tested
in random sequences of computational
simulation and real hardware. In the pres-
ent case, the designed functionality has
been tested thus far by computational sim-
ulation and also in real time. The compu-
tational simulations have included many
tests to assess the robustness of the NAND
and NOR gate performances in the pres-
ence of noise, for all possible sequences of
positive and negative input-signal transi-
tions, and under changes in diverse param-
eters that include not only temperature
but also switching speed, power dissipa-
tion, power-supply voltage, transistor sizes,
and changes in the transistor model be-
tween two commercial fabrication
processes. These tests showed the perform-
ances to be robust, and once fabricated,
the circuit performed as intended.
This work was done by Adrian Stoica and
Ricardo Zebulum of Caltech for NASA’s Jet
Propulsion Laboratory. Further informa-
tion is contained in a TSP (see page 1).
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This Circuit Performs as One of Two Logic Gates, depending on the temperature. Between 0 and 80 °C, it is a NAND gate; between 120 and 200 °C, it is a
NOR gate. The labels M0 through M11 refer to twelve transistors in this circuit. The first and second numbers in parentheses next to each label are the width
and length, respectively, of the transistor in microns.
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